Verilog for High Performance

Download curriculum
This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language.
The course goes into great depth and teaches efficient methods for writing Verilog code in a way that produces the precise digital circuit for various constraints like high frequency, low power, and minimal area.
The course combines 50% theory with 50% practical work in every meeting.
The practical labs cover all the theory and also include practical digital design.
This course also enriches digital engineers with many years of experience.
The course covers the full synthesis process flow starting from reviewing methodologies, using development tools, adding constraints, implementing every Verilog structure in an optimal way, understanding the problems with bad coding style, learning the differences between simulation pre- and post-synthesis, analyzing critical paths, and reading and analyzing synthesis reports.
In addition, the course focuses on writing efficient code to save area, increasing frequency, designing for low power consumption, dealing with skew problems, working with external IPs, using attributes in Verilog code, implementing reliable, and high speed finite state machines, solving design problems like high fanout and more.
Course Duration : 5 days
1. Understand the synthesis process flow and the difference between different tools
2. Learn precise coding style for combinational and sequential circuits
3. Understand synthesis of multi-files projects
4. Become familiar with the various constraints and adding them to project
5. Become familiar with design problems resulting from bad coding style
6. Design efficient circuits for minimal area or high frequency
7. Work with IPs and combining them in the synthesis flow
8. Produce reports, detect and correct timing problems
Hardware engineers who develop FPGAs and would like to enhance their skills, in order to understand synthesis limitations, to acquire better expertise on avoiding digital problems and to be to write efficient coding style for synthesis
1. Simulator: Modelsim 
2. Synthesizer and Place & Route: Quartus Prime
3. Demonstration on ALTERA Evaluation board

4. Course book (including labs)
Next course will be held on:
Please contact us