Building Gigabit Interfaces in Altera Transceiver Devices

Download curriculum
In this course, you will learn how you can build high-speed, gigabit interfaces using the 28-nm embedded transceivers found in Cyclone V, Arria V and Stratix V FPGA families. 
You will be introduced to the transceiver architecture and how the transceivers are configured to support various high-speed protocols. 
You will learn how to optimize and debug both the digital and analog sections of your transceiver design. You will gain an understanding of the transceiver reconfiguration controller and how you can use it to fine tune transceiver settings and add flexibility to your transceiver design. 
Lastly, you will be made aware of common "gotchas” that occur in transceiver designs and what steps you can take to avoid them.
This course also enriches digital engineers with many years of experience.

Course Duration : 2 days
1. Implement high-speed serial protocols in Altera 28-nm embedded transceivers
2. Optimize analog settings to improve behavior using Altera tools
3. Employ transceiver reconfiguration to dynamically change transceiver behavior in-system
4. Improve transceiver usage and avoid transceiver design issues by applying an understanding of device architecture to design situations
Hardware engineers who develop FPGAs and would like to build gigabit interfaces 
1. Synthesizer and Place & Route: Quartus Prime
2. Course book (including labs)
Next course will be held on:
 Please contact us