Achieving Timing Closure in ALTERA FPGAs

Download curriculum
This course provides all necessary theoretical and practical know-how to write system timing constraints for variety designs in ALTERA FPGAs.
The course goes into great depth and touches upon every aspect of timing constraints for high frequency, I/Os, area, power, timing analysis, timing problems, as well as timing exceptions.
The course begins with static timing analysis flow, continues with methods to write timing constraints into an SDC file, write test-benches and run them in the simulator post place & route.
The course also covers timing analysis methodology, and how to achieve timing closure.
In addition, the course embeds complex timing constraints examples such as DDR memory, Analog to digital converter, SERDES, source synchronous, multiple clock domains, IPs.
The course ends with teaching of how to generate advanced reports, analyze variety problems and solve them via RTL code and Quartus II software.
The course combines 50% theory with 50% practical work in every meeting. The practical labs cover most of the theory and also include practical digital design.
Course Duration : 4 days
1. Become familiar with the design process using TimeQuest
2. Generate SDC file and reports
3. Become familiar with TimeQuest terms and terminology
4. Write clock constraints
5. Write I/Os constraints
6. Write asynchronous signals constraints
7. Write multi-cycle and false path constraints
8. Write DDR and high-speed interfaces constraints
9. Optimize frequency, area and power with Quartus II tools
10. Analyze timing problems and solve them in a teamwork
Hardware engineers who develop FPGAs and would like to enhance their skills, in order to acquire better expertise with TimeQuest, and be able to write constraints for advanced interfaces
1. Synthesizer and Place & Route: Quartus Prime
2. Course book (including labs)
Next course will be held on:
This course is a full training program for high-tech companies